- 您现在的位置：买卖IC网 > Sheet目录331 > IPTR-DSPBUILDER (Altera)DSP BUILDER SOFTWARE
15–42
Table 15–63 shows the optional data and controls parameters.
Table 15–63. Optional Data and Controls Parameters
Chapter 15: Arithmetic Library
Name
C Input
Coefficient Values
Coefficients for the first
multiplier
Coefficients for the second
multiplier
Coefficients for the third
multiplier
Coefficients for the fourth
multiplier
Register Control Input for
First Multiplier Pair Output
Operation (addnsub1)
Register Control Input for
First Multiplier Pair Output
Operation (addnsub3)
Register Control Input for
Accumulation (accum)
Register Control Input for
Multiplier-Adder Output
Operation (negate)
Enable for Control Input(s)
Register
Value
[0:22/27]
[0:18/27]
[c1, c2, .... c8]
[c1, c2, .... c8]
[c1, c2, .... c8]
[c1, c2, .... c8]
On or off
On or off
On or off
On or off
ENABLE0
ENABLE1
ENABLE2
Description
The bitwidth for conditional C data input busses. C must share
the same clock setting (registering, enable signal) with A and B
input busses.
For Arria and Cyclone V devices the maximum allowed width for
C is 27; for Stratix V devices it is limited to 22.
The bitwidth for fractional part of the coefficients. The width of
the coefficients based on B inputs widths and configuration. It
can be either 18 (18-bit mode), 27 (27-bit mode) and 36 (in
36x18 mode). Block enters 36x18 mode, of A input width is less
than 18, while B input width is more than 27.
Specify up to eight coefficient values for each multiplier if
available. You can enter the values as MATLAB vectors.
Coefficient selection inputs are data input and should share the
same clock setting with A, B inputs.
Each of these parameters specifies whether appropriate control
input is registered (if the input is available).
All control inputs should share the same clock settings. This
parameter allows you to specify the enable signal for all
registered control inputs.
Table 15–64 shows the inputs and outputs.
Table 15–64. Inputs and Outputs
Port
a_real
a_imag
b_real
b_imag
out_real
out_imag
Direction
Input
Input
Input
Input
Output
Output
Description
Real and imaginary components of
complex a and b inputs.
Real and imaginary components of
complex results.
Availability
Only in 25x18_complex mode.
—
DSP Builder Handbook
Volume 2: DSP Builder Standard Blockset
November 2013 Altera Corporation
发布紧急采购，3分钟左右您将得到回复。
相关PDF资料
IR11662SPBF
IC CNTROL SMART RECTIFIER 8-SOIC
IR1166STRPBF
IC MOSFET DRIVER N-CH 200V 8SOIC
IR11672ASPBF
IC MOSFET DRIVER 200V 8-SOIC
IR1167ASTRPBF
IC SMART SECONDARY DRIVER 8-SOIC
IR11682STRPBF
IC MOSFET DRIVER DUAL 200V 8SOIC
IR1168SPBF
IC MOSFET DRIVER DUAL 200V 8SOIC
IR1176STR
IC DRIVER RECT SYNC 5V 4A 20SSOP
IR2010SPBF
IC DRIVER HIGH/LOW SIDE 16SOIC
相关代理商/技术参数
IP-TRIETHERNET
功能描述:开发软件 Triple Spd Ethernet MegaCore
RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IP-TRIETHERNETF
功能描述:开发软件 3x Spd Ethernet MAC MegaCore
RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPTV-OPTION-INS970
制造商:3M Electronic Products Division 功能描述:IPTV OPTION FOR INS970
IPU039N03L G
功能描述:MOSFET N-CH 30V 50A 3.9mOhms RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS（导通）:0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube
IPU039N03LG
制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:OptiMOS?3 Power-Transistor Features Fast switching MOSFET for SMPS
IPU039N03LGXK
制造商:Infineon Technologies AG 功能描述:Trans MOSFET N-CH 30V 50A 3-Pin(3+Tab) TO-251
IPU04N03LA
功能描述:MOSFET N-CH 25V 50A IPAK RoHS:否 类别:分离式半导体产品 >> FET - 单 系列:OptiMOS™ 标准包装:1,000 系列:MESH OVERLAY™ FET 型:MOSFET N 通道，金属氧化物 FET 特点:逻辑电平门 漏极至源极电压(Vdss):200V 电流 - 连续漏极(Id) @ 25° C:18A 开态Rds（最大）@ Id, Vgs @ 25° C:180 毫欧 @ 9A，10V Id 时的 Vgs(th)（最大）:4V @ 250µA 闸电荷(Qg) @ Vgs:72nC @ 10V 输入电容 (Ciss) @ Vds:1560pF @ 25V 功率 - 最大:40W 安装类型:通孔 封装/外壳:TO-220-3 整包 供应商设备封装:TO-220FP 包装:管件
IPU04N03LA G
功能描述:MOSFET N-CH 25V 50A IPAK RoHS:是 类别:分离式半导体产品 >> FET - 单 系列:OptiMOS™ 标准包装:1,000 系列:MESH OVERLAY™ FET 型:MOSFET N 通道，金属氧化物 FET 特点:逻辑电平门 漏极至源极电压(Vdss):200V 电流 - 连续漏极(Id) @ 25° C:18A 开态Rds（最大）@ Id, Vgs @ 25° C:180 毫欧 @ 9A，10V Id 时的 Vgs(th)（最大）:4V @ 250µA 闸电荷(Qg) @ Vgs:72nC @ 10V 输入电容 (Ciss) @ Vds:1560pF @ 25V 功率 - 最大:40W 安装类型:通孔 封装/外壳:TO-220-3 整包 供应商设备封装:TO-220FP 包装:管件